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Abstract 
 
The human brain comprises about a hundred billion neurons connected through quadrillion 
synapses. Spiking Neural Networks (SNNs) take inspiration from the brain to model complex 
cognitive and learning tasks. Neuromorphic engineering implements SNNs in hardware, aspiring 
to mimic the brain at scale (i.e., 100 billion neurons) with biological area and energy efficiency. 
The design of ultra-energy efficient and compact neurons is essential for the large-scale 
implementation of SNNs in hardware. In this work, we have experimentally demonstrated a 
Partially Depleted (PD) Silicon-On-Insulator (SOI) MOSFET based Leaky-Integrate & Fire (LIF) 
neuron where energy-and area-efficiency is enabled by two elements of design - first tunneling 
based operation and second compact sub-threshold SOI control circuit design. Band-to-Band 
Tunneling (BTBT) induced hole storage in the body is used for the “Integrate” function of the 
neuron. A compact control circuit “Fires” a spike when the body potential exceeds the firing 
threshold. The neuron then “Resets” by removing the stored holes from the body contact of the 
device. Additionally, the control circuit provides “Leakiness” in the neuron which is an essential 
property of biological neurons. The proposed neuron provides 10× higher area efficiency 
compared to CMOS design with equivalent energy/spike. Alternatively, it has 104 × higher energy 
efficiency at area-equivalent neuron technologies. Biologically comparable energy- and area-
efficiency along with CMOS compatibility make the proposed device attractive for large-scale 
hardware implementation of SNNs.  
Background 
Neuromorphic computing aims to emulate the information-processing paradigm used by the 
human brain to solve complex cognitive tasks like learning and recognition. Neuromorphic 
architectures generally implement spiking neural networks (SNNs), third generation neural 
networks, which offer energy- and area-efficient realization of the human brain1. The human brain 
consists of about 1011 neurons2. Thus, neurons are the integral components of any neuromorphic 
system. Design of compact, energy-efficient neurons with high manufacturability is critical for the 
large-scale realization of SNNs in hardware. In addition to conventional silicon-based CMOS 
circuits, various non-silicon material based devices have also been explored as artificial neurons. 
Traditional silicon-based CMOS circuit2-16 implementations occupy a large area. Other non-silicon 
based neurons such as IMT17,18, Neuristor19, PCM20, and PCMO21  have new materials 
requirements at various levels of maturity, which add process technology complexity and cost. 
Previously, our group has experimentally demonstrated an impact-ionization based LIF neuron 
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using High Volume Manufactured (HVM) Silicon-on-Insulator (SOI) technology with excellent 
energy- and area-efficiency13. Impact ionization is a high drain-current process where a small 
fraction (< 0.1%) of the drain current generates electron-hole pairs (EHP) for floating body effect. 
Alternatively, a tunneling current has 100% EHP generation to enable energy efficiency. Thus, we 
had proposed a tunneling based neuron by a simulations study – sans experimental demonstration 
of tunneling based LIF behavior or energy efficient sub-threshold circuits design22.  
     In this work, we demonstrate LIF behavior experimentally in a 32nm PDSOI CMOS technology 
and design a sub-threshold reset circuit to enable energy efficiency. Integration of Band-to-Band 
Tunneling current from the drain into the body to charge up the floating body coupled with leakage 
from the source and body terminal enables the leaky integration. Sub-threshold operation of the 
device enables ultra-energy efficient operation. The modulation of spiking frequency as a function 
of the input drain voltage amplitude is experimentally demonstrated to show LIF behavior. Finally, 
we design the reset circuit using subthreshold operation, validate the operation and evaluate its 
energy and area efficiency. Thus, we demonstrate a compact, energy efficient, and highly 
manufacturable LIF neuron on a 32nm PDSOI CMOS technology. 
 
• Spiking Neural Network & LIF Neuron Model 
 
 
 
Fig. 1: (a) Biological neuron structure consists of the dendrites, soma, and the axon which are related to (b) algorithmic 
neuronal functionality, (c) The equivalent circuit implementation of the neuron in an SNN, (d) Transient response for 
LIF neuron for different inputs is shown. For input (Im < Icrit), the neuron never spikes since V𝑚 never exceeds Vth. 
The frequency is zero in this case. However, for Im ≥ Icrit,  neuron fires when V𝑚 exceeds Vth and the frequency of 
firing increases with an increase in Im, (e) Typical output frequency (fo) vs. input current characteristics of an LIF 
neuron which is to be mimicked artificially. 
The structure of a typical biological neuron is shown in Fig. 1(a). It uses dendrites to collect 
currents (𝐼𝑖) and sums them (𝐼𝑚 = Σ𝐼𝑖)  from various synapses. The input current (𝐼𝑚) is used by 
the Soma to perform the LIF function. Finally, every instant the neuron triggers a firing event, a 
spike (pulse) is sent out through the axon to the other neurons by a spike driver. The algorithmic 
representation of the computations performed by the biological neuron23 is shown in Fig. 1(b). The 
circuit equivalent model for the LIF neuron consists of a parallel connected leak resistance (𝑅𝐿) 
and membrane capacitor (𝐶𝑚)  as shown in Fig. 1(c). A current source 𝐼𝑚 models the net synaptic 
input current which charges up the capacitor and produces a potential 𝑉𝑚 equivalent to the neuron 
membrane potential. When the potential exceeds the threshold (𝑉𝑚 ≥ 𝑉𝑡ℎ), the neuron is reset to 
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the resting potential (𝐸𝐿) by discharging the capacitor through the voltage-controlled switch (S), 
akin to a biological neuron. A separate Spike Driver is used which issues a spike each time 𝑉𝑚 
exceeds 𝑉𝑡ℎ. The governing differential equation for the LIF model is given in Equation (1). 
 
𝐶𝑚
𝑑𝑉𝑚
𝑑𝑡
= −
(𝑉𝑚−𝐸𝐿)
𝑅𝐿
+ 𝐼𝑚                             (1) 
 
 The transient response of the LIF neuron is shown in Fig. 1(d). At low input current (𝐼𝑚), 𝑉𝑚 never 
exceeds the threshold 𝑉𝑡ℎ - which produces no spikes. However, when 𝐼𝑚 is high (𝐼𝑚 > 𝐼𝑐𝑟𝑖𝑡), the 
increase in input current reduces the charge up time to 𝑉𝑡ℎ. This leads to the increase in the output 
frequency (𝑓𝑜) with an increase in input 𝐼𝑚 as shown in Fig. 1(e). 
 
Device Structure, Concept, and Operation 
 
In this work, LIF neuron functionality is demonstrated using a simple PDSOI MOSFET with body 
contact. The device structure and circuit schematic are shown in Fig. 2(a). The neuron can operate 
with voltage or current input13. For the sake of simplicity, a voltage-based operation is explained 
throughout the text. The current-based operation is shown in Supplementary Information 1. The 
body of the device can be thought of as the soma of the biological neuron and the body potential 
as the membrane potential. The gate terminal is grounded and is used as the reference terminal. 
𝑉𝑆𝐺 of the device is set to a small positive value (𝑉𝑆𝐺 =  0.4 𝑉) to bias the device in deep sub-
threshold. The input is provided at the drain terminal (𝑉𝐷𝐺 = 𝑉𝑖𝑛𝑝𝑢𝑡) and the voltage output is 
taken from the body terminal (𝑉𝐵𝐺 = 𝑉𝑏𝑜𝑑𝑦). The leaky-integration and reset function of the neuron 
is explained with the help of band diagrams as shown in Fig. 2(b) and (c) respectively. To enable 
leaky-integration (Fig. 2(b)), a large bias voltage is applied at the drain terminal ( 𝑉𝐷𝐺 ~ 1𝑉), this 
causes the minority electrons in the body to tunnel into the drain, leaving behind holes resulting in 
current 𝐽𝑖𝑛 that is integrated to charge up the floating body. A small fraction of the holes leaks out 
over the body-source junction and through the non-ideal switch (SW), which results in leak current 
𝐽𝑙𝑒𝑎𝑘. Body charging takes place due to net current 𝐽𝑖𝑛 − 𝐽𝑙𝑒𝑎𝑘. Thus, for constant applied bias, an 
increasing number of holes get stored in the body of the device. The hole storage saturates when a 
steady-state (𝐽𝑖𝑛  ≈  𝐽𝑙𝑒𝑎𝑘) is reached between the incoming hole current (𝐽𝑖𝑛) and the outgoing 
leakage current (𝐽𝑙𝑒𝑎𝑘). The increase in stored holes in the body leads to an increase in the body 
potential of the device over time. Once the body potential exceeds a pre-defined threshold voltage 
(𝑉𝑡ℎ) the neuron is reset by removing the stored holes. This is achieved by simply closing the 
switch (SW) to ground the body terminal as shown in Fig. 2(c). Thus, a completely sub-threshold 
operation of the transistor is designed to enable ultra-low current operation. 
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Fig. 2: (a) 3D Device schematic of the body contacted PDSOI MOSFET with circuit schematic, (b) band diagram in 
the x-y plane in the channel region, large drain bias causing tunneling induced hole storage (integration) when the 
body contact is left floating. The stored holes increase the potential of the floating body terminal akin to membrane 
potential. There is inherent leakiness due to hole leakage over the source-body barrier and through the non-ideal 
switch (SW), (c) band diagram in the x-y plane in the channel region showing how the neuron can be reset by 
removing the stored holes in the body by closing the switch (SW) to ground the body terminal. 
For ultra-low current LIF neuron operation, an external fire and reset circuitry (shown in Fig. 3) is 
designed to operate in sub-threshold to enable ultra-low energy operation. The circuit takes 
inspiration from the integrate and fire neuron circuit proposed by Carver Mead24. It detects when 
the body potential exceeds  𝑉𝑡ℎ, produces a spike and resets the body (equivalent to membrane) 
potential by draining the body charge. The fire and reset circuit consist of two CMOS inverters 
(INV1 and INV2) connected in series and a MOSFET M2, which behaves as a switch. The output 
spikes of the neuron are obtained at the output of INV2 (𝑉𝑠𝑝𝑖𝑘𝑒), this output also drives the gate of 
M2. Initially, the body potential is below 𝑉𝑡ℎ (defined by the switching threshold of INV1) thus, 
the output of INV1 (𝑉𝑋) is high and 𝑉𝑠𝑝𝑖𝑘𝑒  is low. When the input voltage is applied at the drain 
terminal, the body potential begins to rise due to BTBT current which is integrated to charge up 
the body. When the body potential crosses 𝑉𝑡ℎ, 𝑉𝑋  becomes low. This causes 𝑉𝑠𝑝𝑖𝑘𝑒  to become high 
and the neuron is said to fire.  The high voltage at 𝑉𝑠𝑝𝑖𝑘𝑒 makes the switch M2 highly conducting 
thereby removing all the holes stored in the body of the device (M1) and the neuron resets. The 
𝑉𝐺𝑆 of M2 set by external leak voltage (𝑉𝑙𝑒𝑎𝑘) controls the leakage current through the body 
contact. All circuit elements are designed to operate in sub-threshold to enable energy efficient 
operation.  
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Fig. 3: The complete LIF neuron circuit, M1 is the body contact PDSOI device which performs the leaky-integration 
with input (𝑉𝑖𝑛𝑝𝑢𝑡) applied at the drain terminal. 𝑉𝑆𝐺 is set to a small positive value to bias M1 in subthreshold. INV1, 
INV2 & M2 perform the fire and reset of the neuron, output spikes are obtained at 𝑉𝑠𝑝𝑖𝑘𝑒  and the amount of leakiness 
is controlled by 𝑉𝑙𝑒𝑎𝑘.    
 
Experimental Validation 
 
The DC transfer characteristics (𝐼𝐷-𝑉𝑆𝐺 with gate grounded) of the PDSOI MOSFET (W = 1𝜇m 
and L = 40 nm) in the body grounded configuration is shown in Fig. 4(a). At low drain-gate bias 
(𝑉𝐷𝐺) of 0.5 V there is minimal drain-body tunneling thus the drain current matches with the source 
current. However, when 𝑉𝐷𝐺 is increased to 1 V there is significant band-to-band tunneling (BTBT) 
of minority electrons from the body into the drain. This leads to a significant drain current in the 
subthreshold region as compared to the source current. The presence of body-drain tunneling is 
further validated by experimentally measuring the drain, source, body and gate current as a 
function of drain bias (VSG = 0.4V, gate and body grounded) as shown in Fig. 4(b). For 𝑉𝐷𝐺 greater 
than 0.5 V significant tunneling current is observed between the drain and the body. Also, the 
relatively negligible leakage current in the gate terminal rules out the possibility of gate tunneling 
at high 𝑉𝐷𝐺 . The sub-threshold BTBT current, which is much smaller than on-state current by 4 
orders, is utilized for energy efficient operation. 
 
Fig. 4: (a) Experimental DC 𝐼𝐷  − 𝑉𝑆𝐺 characteristics of the device with the body grounded shows significant drain-
body tunneling, (b) drain, source, gate and body current of the device as a function of drain bias at 𝑉𝑆𝐺 = 0.4 𝑉. The 
gate and body terminals are grounded for this measurement. For drain voltage greater than 0.5V the drain current ≈ 
body current. This current will lead to body charging if the body contact is left floating.  
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Fig. 5: (a) Read(R1)-Program(P)-Read(R2) scheme is used where the program time (𝑡𝑝) is varied. (b) For the floating 
body configuration, the R1 drain current is identical and low for all case. After programming, the R2 drain current is 
high (due to stored holes during programming), followed by a decay toward R1 read current values (hole loss during 
read). An increase in program time (𝑡𝑝) produces an increase in R2 drain current, indicating the accumulation of holes 
(integration) over time. All current spikes indicate displacement currents due to voltage switching, (c) High R2 drain 
current (𝐼𝐷0,𝑅2) increases with 𝑡𝑝. Increase in 𝑉𝐷𝐺  shows an increase in the rate of integration. Comparing the current 
with a reference current (𝐼𝑇ℎ) produces the time to spike or the inverse of  spiking frequency (1/𝑓0), (d) Same scheme 
applied for body ground configuration shows no increase in R2 current implying no hole storage due to efficient hole 
leak-out through body contact, (e) Spiking frequency (𝑓0) vs 𝑉𝐷𝐺 shows typical LIF neuron behavior. 
While low current and voltage can be measured slowly in DC with SMUs or measured fast by on-
chip inverter gates with tera-ohm impedance and small capacitance, off-chip fast measurement of 
floating body voltage is challenging as Oscilloscopes have a low maximum impedance (1 mega-
ohm) compared to on-chip inverters. To circumvent this problem, a high drain current read is used 
before and after the program to enable fast time-resolved measurement. Hence a Read (R1) – 
Program (P) – Read (R2) scheme is used to demonstrate the integration and reset functionality of 
neuron as shown in Fig. 5(a). In the R1 phase, the device is biased in saturation (𝑉𝑆𝐺  = -0.35 V and 
𝑉𝐷𝐺 = 0.1 V) and the reference drain current (𝐼𝐷,𝑅1) is measured. In the P phase, a large 𝑉𝐷𝐺 (1 V) 
and a small positive 𝑉𝑆𝐺   (0.4 V) is applied to enable leaky-integration. In R2 phase the device is 
biased identical to the R1 phase and the drain current (𝐼𝐷,𝑅2) is measured. To demonstrate 
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integration, we measure the device in body contact floating condition as shown in Fig. 5(b). The 
drain currents show displacement current spikes when voltage switching occurs during the 
transition to R1, P and R2 conditions. Initially, the R1 drain current is low (~5𝜇𝐴). The P drain 
current (in subthreshold) is orders of magnitude lower and cannot be observed in the scale. The 
R2 drain current is initially higher than R1 (due to the holes stored in the body during P) and then 
decays slowly towards R1 drain current levels (due to body source leakage). The initial R2 drain 
current (𝐼𝐷0,𝑅2) is a measure of holes stored during P. A gradual increase in 𝐼𝐷0,𝑅2 followed by 
saturation with an increase in program time (𝑡𝑝) is observed. This indicates the gradual 
accumulation of holes (integration) in the floating body with time. The 𝐼𝐷0,𝑅2 current is then 
sampled and plotted as a function of 𝑉𝐷𝐺 and 𝑡𝑝 in Fig. 5(c). The rate of integration increases by 
increasing 𝑉𝐷𝐺 . To demonstrate reset, we measure with body contact shorted to ground to 
discourage charge storage. When the same scheme is applied to the device in body grounded 
configuration no increase in 𝐼𝐷,𝑅2 is seen (Fig. 5(d)).  In this configuration, the holes flow out of 
the body contact thus there is no hole storage in this configuration. Hence reset can be performed 
in the neuron by grounding the body contact. The comparison of 𝐼𝐷0,𝑅2 (Fig. 5(c)) to a threshold 
(𝐼𝑇ℎ) produces a spike time which is inverse of the spike frequency (1/𝑓𝑜). The spike frequency 
(f0) vs input voltage (𝑉𝐷𝐺) curve shows typical LIF characteristics (Fig. 5(e)). 
Performance & Benchmarking   
The area and energy performance of the circuit is evaluated by implementing the neuron circuit in 
Cadence Virtuoso using GLOBALFOUNDRIES GFUS7SW technology. Detailed information 
about layout, transient simulations, and energy/spike for the neuron are given in Supplementary 
Information 1. A behavioral model is developed for the neuron which is incorporated in an SNN to 
solve Fischer’s Iris classification problem. The network demonstrates state-of-the-art learning 
performance with recognition accuracy of 96% (Supplementary Information 2). The hardware 
translation of this SNN is explored extensively in the literature25–27. The area and energy/spike of 
the neuron is benchmarked with literature in Table 1. The conventional CMOS based neurons 
occupy large chip area and consume considerable energy/spike5,9,13–16. Recently an energy efficient 
CMOS neuron is demonstrated6  but has poor area efficiency. Active efforts are being made to use 
novel materials like PCM20 and PCMO21 to improve the area and energy efficiency, but in their 
present state, the proposed neuron performs better in both metrics. It further improves over the 
previous LIF neuron demonstration13 using high on-state current based impact ionization and above 
threshold circuit design by enabling sub-threshold BTBT based SOI device operation as well as sub-
threshold control circuits. The proposed neuron provides 10× higher area efficiency compared to 
CMOS design with equivalent energy/spike. Alternatively, it has 104 × energy efficiency at area-
equivalent neuron technologies (e.g., Impact ionization or phase change based neurons). The 
proposed neuron in this work has several advantages; it operates completely asynchronously which 
is an essential characteristic of biomimetic systems. Additionally, the leakiness of the LIF neuron 
plays an important role in biology by introducing a time-dependent memory for neurons based on 
ion channel dynamics28. Further, this leakiness enables the neurons to process noisy signals in a 
noisy environment29. Ultimately, the use of mature PD-SOI technology makes it favorable for very 
large-scale implementation of SNNs.  
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Table 1. Benchmarking with the state-of-the-art  
Sr. 
No. 
Authors 
Neuron 
Model 
Synaptic 
Input 
Platform 
Circuit 
Type 
Tech. 
Node 
Area 
 𝒎𝟐 (𝑭𝟐) 
Energy/ 
Spike 
(fJ) 
1 Indiveri, G. et al.15 LIF Current CMOS 
Analog-
Digital 
0.35 
um 
2573  
(21×103 ) 
9×105  
2 
Wijekoon, J. H. B. et 
al.16 
LIF Current CMOS Analog 
0.35 
um 
2800  
(23×103) 
8×103-
9×103  
3 Joubert, A. et al.9 LIF Current CMOS Digital 65 nm 
538 
(127×103) 
4.13×104  
4 Tuma, T. et al.20 IF Voltage 
Phase 
change + 
CMOS 
Analog-
Digital 
14 nm 
0.5 – 1  
(2551×103-
5102×103)  
3×104 
5 Dutta, S. et al.13 LIF Voltage 
SOI 
CMOS 
Analog 32 nm 
1.8  
(1767) 
3.5×104 
6 Lashkare, S. et al.21 IF Voltage 
PCMO + 
CMOS 
Analog-
Digital 
32 nm 
3.16  
(3086) 
1×104 
7 Han, J. W. et al.14 LIF Current Si (npn) Analog - 
- 
(4) 
140 – 
5.68×103 
8 
Cruz-Albrecht, J. M. 
et al.5 
LIF Voltage CMOS Analog 90 nm 
442  
(54×103) 
400 
9 
Sourikopoulos, I. et 
al.6 
LIF Current CMOS Analog 65 nm 
35  
(8284) 
4  
10 This Work LIF 
Current/ 
Voltage 
SOI 
CMOS 
Analog 32 nm 
0.8*  
(784) 
3.22  
* Projected area at 32 nm node 
 
Conclusion 
 
To summarize, we have experimentally demonstrated a PDSOI MOSFET based LIF neuron on a 
highly manufacturable 32nm CMOS SOI technology. Novel use of subthreshold-based operation 
using band-to-band tunneling phenomenon at the device level as a well sub-threshold control-
circuit operation enables extremely energy-efficient operation with 3.2 fJ/spike energy. The use of 
the compact circuitry along with extremely high energy efficiency makes this neuron an attractive 
choice for large-scale implementation of SNNs in hardware. This enables a 10× higher area 
efficiency compared to state-of-the-art CMOS design with equivalent energy/spike. Alternatively, 
104 × better energy efficiency is observed at area-equivalent neuron technologies.  
 
 
Methods 
 
The 32nm Silicon-On-Insulator (SOI) High-K Metal Gate (HKMG) CMOS technology 30,31 is used 
to fabricate the devices used in this study. The gate dielectric stack consists of chemically grown 
1.7nm HfO2 (ALD) and 0.8nm interfacial SiO2. The VT of the device is adjusted by using a 
Lanthanum capping layer between the HfO2 gate oxide and the TiN metal gate. High volume 
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manufacturability and excellent CMOS performance are demonstrated earlier 32. The cross-
sectional TEM image of the fabricated device (PDSOI MOSFET) is shown in Fig. 6.  
All the DC-IV and Transient IV characterizations are performed at room temperature using the 
Agilent B1500A Semiconductor Device Parameter Analyser.  
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Supplementary Information 1: 
 
A. Experimental Energy/Spike for Leaky-Integration 
The effective neuron input current (𝐼𝑖𝑛; tunneling current) that charges the body of the proposed 
device (integrator) is extracted by sampling the experimental DC drain current (𝐼𝐷) vs. source 
voltage (𝑉𝑆) data (with gate grounded) at 𝑉𝑆 =0.4 V (Bias point for neuron operation) as shown in 
Figure S1. (a). The effective neuron input current (𝐼𝑖𝑛) as a function of drain bias (𝑉𝐷) is given in 
Figure S1. (b). The energy/spike for the integrator (Figure S1. (c)) is calculated by integrating the 
power supplied for integration (𝑉𝐷 × 𝐼𝑖𝑛) over the duration of one spike cycle (𝑡𝑐𝑦𝑐𝑙𝑒).  (𝑡𝑐𝑦𝑐𝑙𝑒 =
1
𝑆𝑝𝑖𝑘𝑒 𝐹𝑟𝑒𝑞𝑢𝑒𝑛𝑐𝑦
)  
Average Energy/Spike for leaky-integration= 2.74 fJ (𝑉𝐷 = 0.8 𝑉 𝑡𝑜 𝑉𝐷 = 1.5 𝑉) 
 
 
Fig. S1. (a)  Experimental DC Drain current vs. Source voltage characteristics for different drain bias within neuron 
operating region (b) Sampled drain current i.e. neuron input current is obtained by sampling the curves in (a) at source 
voltage = 0.4 V, (c) Energy/Spike consumed by the integrator obtained by integrating the supplied power over duration 
of one spike cycle. 
VD = 0.8 V
VD = 0.9 V
VD = 1.0 V
VD = 1.1 V
VD = 1.2 V
VD = 1.3 V
VD = 1.4 V
VD = 1.5 V
(c)
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B. Circuit Realization of BTBT Neuron 
Figure S2. (a) shows the circuit diagram for the Leaky-Integrate and Fire (LIF) neuron with the 
current based operation. The circuit implementation for the threshold detector is given in Figure 
S2. (b). The input current (Iinput) is the net synaptic current from the various input synapses. The 
neuron uses the proposed SOI device (M1) in a configuration where the input current is applied at 
the drain terminal, membrane potential is read out from the body terminal, and the gate-source bias 
is used to operate the device in the subthreshold region. The use of subthreshold design and 
tunneling phenomenon enables extremely energy efficient operation. The neuron circuit comprises 
the following blocks: (i) Integrator, (ii) Threshold Detector, (iii) Reset & Leakiness. The 
contribution of each block towards LIF neuron operation is given below. 
• Leaky-Integration 
The equivalent circuit in the leaky-integration phase is shown in Figure S2. (c). When the input 
current is applied at the drain terminal of the device (M1), the floating drain voltage adjusts itself 
to balance the incoming input current with the source-drain current of M1. For large input currents, 
the drain voltage charges up to a large value which causes significant band-to-band tunneling 
between the drain-body region. This current leads to the accumulation of holes in the body and 
charges the capacitor CB (integration). A small fraction of the stored holes leaks out through the 
leak resistance of MOSFET M2 (leakiness). 
• Fire & Reset 
The equivalent circuit for fire & reset phase is shown in Figure S2. (d). The charging of capacitor 
CB causes the body potential to increase. A cascade of two inverters (INV1 and INV2) is used for 
firing threshold (Vth) detection. When the body potential exceeds the switching threshold (= Vth) 
of INV1, the output of INV2 goes high (fire). This drives the gate of M2 which leaks out the holes 
stored in the body of M1 (reset).  
The circuit in Figure S2. (a) is implemented in Cadence Virtuoso using the GlobalFoundries 180 
nm GFUS7SW technology. Transient simulation is performed to validate the LIF neuron 
functionality proposed in this work. Also, the energy- and area – efficiency of the neuron is 
calculated using the simulation results. The device parameters used for circuit simulation are 
tabulated in Table S1. The transient dynamics for the body potential (Vbody) and the corresponding 
spiking output (Vspike) for an input current of 1 nA is shown in Figure S3. The area for the circuit 
is estimated from the layout shown in Figure S4. 
Table S1: MOSFET parameters for circuit simulation 
Name L ( 𝒎) W ( 𝒎) Type 
M1 0.32 0.5 NMOS 
M2 0.4 0.5 NMOS 
M3 0.4 0.5 NMOS 
M4 0.4 0.5 NMOS 
M5 0.4 0.5 PMOS 
M6 0.32 0.5 PMOS 
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Fig. S2. (a) Complete neuron circuit consisting of the integrator, reset & leakiness, and threshold detector block 
(𝑉𝐺𝑆 = 0 V; 𝑉𝑙𝑒𝑎𝑘 = −0.125 𝑉), (b) circuit implementation of INV1 and INV2 (𝑉𝐷𝐷 = 0.25 𝑉), (c) Equivalent circuit 
for leaky-integration phase, (d) Equivalent circuit for fire-reset phase. 
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Fig. S3. SpectreTM simulation results for circuit in Fig. S2. (a) showing leaky-integration and reset in body 
potential (𝑉𝑏𝑜𝑑𝑦) and corresponding spiking output (𝑉𝑠𝑝𝑖𝑘𝑒). 
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Average Energy/Spike for Leaky integration (SOI Device) = 2.74 fJ 
Energy/Spike for Reset and Spike (Reset Circuit) = 0.48 fJ 
Total Average Energy/Spike = 3.22 fJ 
 
 
• Layout and Area Estimate for BTBT Neuron 
 
 
 
 
 
 
 
 
 
 
 
 
o The area at 180nm node: 6.48𝜇𝑚 × 3.92𝜇𝑚 = 25.4016 𝜇𝑚2 
o Normalized area = 
25.4016 𝜇𝑚2
0.18𝜇𝑚×0.18𝜇𝑚
= 784 F2  
 
 
 
 
 
 
 
 
Fig. S4. Layout for the neuron circuit in Fig. S2. (a) 
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Supplementary Information 2 
Performance Evaluation of BTBT Neuron in a Spiking Neural Network 
(SNN): 
 
• LIF Model for SNN Simulations 
The behavioral neuron model for SNN simulation is shown in Figure S5. (a). The drain dependent 
tunneling current is modeled by a voltage-dependent current source (𝐼𝑖𝑛 = 𝑓(𝑉𝐷)). The input 
current is applied to a parallel combination of a leak resistor (𝑅𝐿) and membrane capacitance (𝐶𝑀). 
The resting potential for the neuron is set by the DC source (𝐸𝐿). Once the membrane potential 
(measured across 𝐶𝑀) exceeds the firing threshold (𝑉𝑡ℎ) the neuron is reset by leaking out the 
charge stored in  𝐶𝑀 through the switch SW
1.  
The input current is obtained experimentally from the DC characteristics as shown in Figure S1. 
(a) and (b). The experimental spike frequency of the neuron (Fig. 6(e) in the manuscript) is 
modeled by the equation Eqn. S1 derived for the circuit in Figure S5. (a). The spiking response of 
the model matches with the experimental data as shown in Figure S5. (b). 
𝑓 =
1
𝑅𝑃 + 𝜏𝑀 × ln (
𝐸𝐿 − 𝐼𝑖𝑛𝑅𝐿
𝑉𝑡ℎ − 𝐼𝑖𝑛𝑅𝐿
 )
                            (Eqn. S1) 
 
Fig. S5. (a)  Behavioral circuit model for LIF neuron simulation in software, (b) response of the model (dashed line) 
fits with the experimental data (closed blue dots) 
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Where 𝜏𝑀 = 𝑅𝐿 × 𝐶𝑀 
• SNN Architecture and Simulation Details 
A two-layer feedforward (16×3) SNN is implemented in MATLAB to solve Fischer’s Iris 
Classification problem1. The Fischer’s Iris data set consists of 3 classes of flower (50 samples 
each). Each sample is characterized by 4 features, Petal Length, Petal Width, Sepal Length, Sepal 
Width as shown in Figure S6. (a). The raw features are the first population coded by normalization 
and transformation. The transformation step converts the raw data into input currents for the first 
layer of the SNN. The 16 input neurons are connected to 3 output neurons through the excitatory 
synapses as shown in Figure S6. (b). The output layer forms a winner take all configuration through 
mutual inhibition. Learning takes place through a supervised Spike-Time-Dependent-Plasticity 
rule. Additional information about population coding is given in Figure S6. (c).  The learning 
accuracy as a function of training iterations is plotted in Figure S7. 96% accuracy is achieved for 
the Fisher Iris classification dataset, which matches state of the art for SNN2,3. 
 
 
 
 
 
 
Fig. S6. (a) Three classes of flowers in Fischer’s Iris data set with features of each flower, (b) Network architecture 
for the SNN to be simulated in MATLAB, (c) Algorithmic details to SNN architecture. 
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Figure S7. Increasing learning accuracy for recognition task on Fisher’s Iris data set with increasing training 
iterations. Maximum learning accuracy of 96% is achieved with the proposed neuron model in MATLAB. 
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